Technology: VHDL, Quartus Prime, Assembly

For this project, my teammate and I created a MIPS processor that reads 32 bit instruction
sets. Single-cycle means that the processor is only capable of executing one instruction
per clock cycle. We connected previously created logic components together in Quartus Prime,
converted it to a VHDL file and ran it in a separate program.

High-Level Block Diagram: